http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2020118933-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_20482c39b32a353bfd395805191b2343
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_6ab4f067a791f5a2ac4bd9dfd3ed7a19
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-473
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-2518
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-04105
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-15153
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-82
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-473
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-117
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-25
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-5389
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-115
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L25-11
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-538
filingDate 2017-12-06-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_1b583200318bc095ecbd194b1adab36b
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_6365ef080ea34e3b7e0ba86bde94c0c5
publicationDate 2020-04-16-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2020118933-A1
titleOfInvention Electronic power circuits comprising bus-bars forming heat sinks and integration method
abstract The circuit comprises at least one electronic chip (MT, MD), a laminated substrate and heat sink means, the chip being implanted in the substrate and the heat sink means being secured to opposing faces of the substrate. According to the invention, the heat sink means comprise heat-sink-forming bus-bars (BBH, BBL) mounted on the opposing faces of the substrate, each of said bus-bars being formed by a plurality of metal segments (BB1H, BB2H, BB3H, BB4H; BB1L, BB2L, BB3L) secured at spaced-apart positions and interconnected with one another and with a contact face of the electronic chip (MT, MD) by means of a metal layer (MEH, MEL).
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11764126-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2021343623-A1
priorityDate 2016-12-19-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2008305582-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2011316142-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2013020694-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID426285529
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID71464625
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23978
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID26342
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID418354341
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID450947903

Total number of triples: 35.