http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2015187794-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_c1e3d8364bf64e4ac6e1a9cd5df2bd54
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0649
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4975
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0653
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76264
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-84
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1203
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76224
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-167
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-762
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-06
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-84
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-12
filingDate 2014-12-08-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_5d793e30aa7ff68d044681b90dd77f46
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_4ea43f382a3d63895b769c502358b813
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_fac10113d7c80565de8eb94e9f70f1fb
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_76bcff420396ca5234aad6857a1bdb50
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_17d39c29438e1cef71e1d5cd15c80efb
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_374950fbdfdbf171f7b29a122cb55dea
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_076541e6340239101f2cb67c4c5d0aa5
publicationDate 2015-07-02-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2015187794-A1
titleOfInvention Method for forming deep trench isolation for rf devices on soi
abstract A semiconductor device includes a silicon-on-insulator (SOI) substrate having a stack of a first semiconductor substrate, a buried insulating layer and a second semiconductor substrate formed in a first region and a deep trench isolation disposed in a second region. The method of forming the semiconductor device includes providing a SOI substrate having shallow trench isolations (STIs) and transistors formed within and on the second semiconductor substrate, respectively. The method also includes forming a hard mask over the first region and removing the STIs, the transistors, the second semiconductor substrate and the buried insulating layer in the second region using the hard mask as a mask, and forming a capping layer covering the deep trench isolation and the second semiconductor substrate including the transistors.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10074650-B2
priorityDate 2013-12-27-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2013105870-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2011309333-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419578708
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23968
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID458357694
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5462311
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559585
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419523291
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559581
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID297
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID977
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419522015
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID3084099

Total number of triples: 42.