http://rdf.ncbi.nlm.nih.gov/pubchem/patent/TW-201413873-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_ac5ed9c97100186e56186a2764f06e8c
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823487
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8234
filingDate 2013-09-25-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_3416c2600ca36a787828f10f5bfd75c6
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_79040996816a27b0f088c48acd2a430e
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_d853208073cf5ac0e4e8e9e76a9a2658
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_387871d590b052dacf785dd13fc2851f
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_c2df315b0278049d291f996702949519
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_bc6db059bf6c39227153d74cc85af571
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_6ab34025ab61e3239dbb5ac9b619c283
publicationDate 2014-04-01-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber TW-201413873-A
titleOfInvention Semiconductor device manufacturing method and semiconductor device
abstract A method of manufacturing a semiconductor device according to the present invention includes: in a first step, forming a planar germanium layer on a germanium substrate, and forming a first columnar tantalum layer and a second columnar tantalum layer on the planar tantalum layer; Forming an oxide film hard mask on the first columnar layer and the second columnar layer, forming a second oxide film thicker than the gate insulating film on the planar germanium layer; and a third step; A gate insulating film is formed around the first columnar layer and the second columnar layer, and a metal film and a polysilicon film are formed around the gate insulating film, and the thickness of the polysilicon film is the first. The third resist is formed to form a gate electrode, and a third resist for forming a gate wiring is formed, and anisotropic etching is performed to form the gate wiring.
priorityDate 2012-09-28-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6326954
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419578722
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419578752
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5461123
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419558793
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23950
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID416641266
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419523132
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23956
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559541

Total number of triples: 30.