http://rdf.ncbi.nlm.nih.gov/pubchem/patent/TW-200406066-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_4edd4e526605dbd18b513b4b30d19ab2
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823481
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0629
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-812
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0605
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76283
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-761
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-18
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-42316
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-04
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-06
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-095
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-423
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-761
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-812
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-762
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8234
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-822
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-338
filingDate 2003-09-17-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ca201d1e8f37ca7ce7dcec5599b50cf6
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_bf5585d052e8cc99764c50fb973a612e
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ee4c316737d77418bbbde5dba7b7f712
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_db5a21621eb7fe84d170a9b99e106a58
publicationDate 2004-04-16-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber TW-200406066-A
titleOfInvention Semiconductor device
abstract In order to set a switch circuit device at 5GHz, a shunt FET is required. However, it is necessary to ensure that a separation distance about 20μm for these FETs with gate electrodes neighboring so as to promote the isolation. There is provided a impurity area with high concentration among the gate electrode of FET and electrode pad, other FET neighboring wire arrangement, gate metal layer and impurity area such that the expansion of depletion layer is suppressed. An oxide film formed on the source drain area is used to promote the accuracy of mask alignment of FET. In this invention, the fundamental property of FET is enhanced even the gate width is reduced. Having the similar property, the gate width is shrunk and the separation distance between FET(s) can be reduced, the switch of 5GHz having improved isolation is achieved.
priorityDate 2002-10-10-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/taxonomy/TAXID44588
http://rdf.ncbi.nlm.nih.gov/pubchem/taxonomy/TAXID100756
http://rdf.ncbi.nlm.nih.gov/pubchem/anatomy/ANATOMYID44588
http://rdf.ncbi.nlm.nih.gov/pubchem/anatomy/ANATOMYID13443
http://rdf.ncbi.nlm.nih.gov/pubchem/taxonomy/TAXID13443
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID60871
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419577462
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419551839
http://rdf.ncbi.nlm.nih.gov/pubchem/anatomy/ANATOMYID100756
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23940

Total number of triples: 40.