abstract |
In a P-channel power MIS field effect transistor formed on a silicon surface having a substantially (110) plane, a gate insulating film that provides a breakdown voltage between the gate and the source of 10V or more and planarizes the silicon surface or contains Kr, Ar, or Xe Used. |