http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2005333107-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_5d7576285d411d00c697e07270d2814a
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78645
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78621
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1214
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-127
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66757
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-12
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-77
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8234
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8238
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-092
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-786
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-336
filingDate 2005-02-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_83225e857f7c044573d97201ec6bdbb3
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_dbde4d6dfe69673804bd1a122facce33
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ab8970cfc9b86ef9ceb3db8c4bb44952
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_5c1c1d3c8caa7c7832b642c502ecb530
publicationDate 2005-12-02-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber JP-2005333107-A
titleOfInvention Semiconductor device, image display device, and method of manufacturing semiconductor device
abstract PROBLEM TO BE SOLVED: To provide a semiconductor device capable of improving source / drain breakdown voltage and AC stress resistance and obtaining desired current characteristics, and a method of manufacturing the same. A silicon nitride film and a silicon oxide film are formed on a glass substrate. On the silicon oxide film 3, the source region 45, the drain region 46, the channel region 40 having a predetermined channel length, the GOLD region 41 and the LDD region 43 having lower impurity concentrations than the source region, and the drain region, respectively. A thin film transistor T including the GOLD region 42 and the LDD region 44 having the impurity concentration, the gate insulating film 5 and the gate electrode 6a is formed. The gate electrode 6a overlaps the channel region 40 and the GOLD regions 41 and 42 so as to face each other. [Selection] Figure 1
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9401376-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-WO2016175086-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2010245484-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2015005728-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10468533-B2
priorityDate 2004-04-21-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2000332257-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2002190479-A
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419522015
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID3084099
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419544408
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID482532689
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID24261
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID457707758
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23985

Total number of triples: 41.