http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-2020134589-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_f5a8a308f93f0e47a9e3dacaff412c53
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2201-0228
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2201-03
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-02371
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2201-0242
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2207-07
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2201-0264
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2201-0235
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B2207-012
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G01J2003-1213
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C2203-0792
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B7-007
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C1-00301
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C1-00238
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B7-0006
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C1-00269
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-525
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B7-02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-48
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/B81B7-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-48
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-60
filingDate 2019-11-05-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_7e054c0c543de3bea3ad03f7d77e55ca
publicationDate 2020-07-02-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber WO-2020134589-A1
titleOfInvention Mems packaging structure and fabrication method therefor
abstract A MEMS packaging structure and a fabrication method therefor, the MEMS packaging structure comprising MEMS chips (210, 220) and a device wafer (100). The MEMS chips (210, 220) are disposed on a first surface (100a) of the device wafer. The MEMS chips (210, 220) have closed microcavities (211, 221) and contact pads (212, 222) for connecting an external electrical signal. A control unit and an interconnection structure (300) electrically connected to both the contact pads (212, 222) and the control unit are provided in the device wafer (100). A rewiring layer (400) electrically connected to the interconnection structure (300) is provided at a second surface (100b) of the device wafer. The fabrication method for the MEMS packaging structure comprises disposing the MEMS chips (210, 220) and the rewiring layer (400) at two sides of the device wafer (100) respectively, which helps to reduce the size of the MEMS packaging structure, and a plurality of MEMS chips having the same or different structures and functions may be integrated on the same device wafer.
priorityDate 2018-12-27-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-207973508-U
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2017320723-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6336889
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID16212546
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID62705
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419545355
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID451403919
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419520437

Total number of triples: 39.