http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-2013148974-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_7194097fad15f8d107986fa0f8fdbca4
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_4629cd48a1419184669966d70f9d6e2c
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_cbdd96a789c29c69fa88b668e3a4a5ee
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_a988032d0aa1d526beab464be08a9855
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-027
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B23K26-384
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K2203-107
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/Y10T29-49165
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-182
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-42
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K1-0298
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-426
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-4602
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-107
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-381
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K1-115
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H05K3-0026
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-44
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/B44C1-22
filingDate 2013-03-28-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_a5f5dcb179ee9b22828e71328ff5db47
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_e327190e5cf30e5e6a7a497650f11060
publicationDate 2013-10-03-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber WO-2013148974-A1
titleOfInvention Double-sided circuit board and method for preparing the same
abstract A method for preparing a conductive circuit can begin with the preparation of a non-conductive substrate having a top surface and a bottom surface, and then utilizing a pulse laser to create a top circuit pattern upon the top surface, a bottom circuit pattern upon the bottom surface, and a through hole connecting the top circuit pattern with the bottom circuit pattern. Subsequently, a conductive circuit is formed upon the top circuit pattern and the bottom circuit pattern and inside the through hole, wherein the conductive circuit is restricted from being formed upon the top surface outside of the top isolation region and the bottom surface outside of the bottom isolation region.
priorityDate 2012-03-29-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-4081653-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7271476-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2009100673-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7354695-B2
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID53730586
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID7870
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419511293
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID127651326

Total number of triples: 36.