http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-2012088774-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_813770f50af55bfffeabc4c21fdc19a5
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_4154c15270bf868f1f02b7dcc42814a9
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_26e1e2ab9f31294da766036ddf307721
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_b6dd1150863dfe0eb496e8abd5a1c827
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_a5bce46ee2a9084749dbbc5afcd9034e
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_a869f8cb0fd1edd2b5ff9553c0aec281
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_f0e2359800870daab89c114059de6a46
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78603
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7824
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0623
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-06
filingDate 2011-01-11-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_3138f566ba9a5261b05d0c609a16c060
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_753f9bbd68d62ffd2377047a7271ee94
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_6d31209e52f82cd8e905508b4d59e3ae
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_e87bc6b1abff2a74f4e0be7885d87e41
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_691fb5c0a767a4786e7904dc8741ce5b
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_cd1d8792e26b6e088d3fc6d6b52bbc34
publicationDate 2012-07-05-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber WO-2012088774-A1
titleOfInvention Soi type p-ldmos
abstract An SOI type P-LDMOS is provided, comprising: a semiconductor substrate layer (10), a dielectric buried layer (102) and a semiconductor active layer (103). There are multiple spaced n + doped regions (113) in the semiconductor active layer, placed on the interface between the dielectric buried layer and the semiconductor active layer, and on the side of the semiconductor active layer. And, there are no light-doped drain regions in the semiconductor active layer.
priorityDate 2010-12-29-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID128086918
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID246511639
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID70407330
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID244190340
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID243594922
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID53424941
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID249248057
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID244466343
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6403

Total number of triples: 34.