http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-2011100387-A1
Outgoing Links
| Predicate | Object |
|---|---|
| assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_e9374bc15428045254bebcbb590a2690 http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_6159766f3c0cdc5f00aeed61b7244c81 |
| classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F1-0328 |
| classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03B21-00 |
| filingDate | 2011-02-10-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_d053989119cd5497155549a3c8c0f938 |
| publicationDate | 2011-08-18-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber | WO-2011100387-A1 |
| titleOfInvention | Rom-based direct digital synthesizer with pipeline delay circuit |
| abstract | A DDS system is disclosed that is configured to provide a variable clock delay that allows timing of data coming out of the ROM to be adjusted. In one example case, a DDS system is provided that includes a ROM for storing phase-to-amplitude conversion data and generating digital amplitude values corresponding to respective digital phase values, and delay circuitry for adjusting timing of data output by the ROM to compensate for propagation delay of the DDS system. The delay circuitry may include, for instance, delay elements that can be selected alone or in combination to adjust the timing. The timing can be adjusted, for example, by adjusting delay of a clock signal that clocks one or more ROM pipeline registers. The system may include a phase accumulator and DAC, and adjusting the timing may include adjusting delay of a clock signal that clocks one or more DAC pipeline registers. |
| isCitedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/patent/RU-2568391-C1 |
| priorityDate | 2010-02-12-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 18.