| abstract |
A system and method for enabling multithreading in a embedded processor, invoking context switching in a multithreading environment, scheduling multiple threads (1010) to permit numerous hard-real time (802) and non-real time (1014) priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple threads in a core processor. |