| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_e757fd4fedc4fe825bb81b1b466a0947 |
| classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-00014
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-09701
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-73204
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-15311
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-16
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-92125
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-32225 |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-49894
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-49816 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-498
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-30 |
| filingDate |
2002-10-29-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| grantDate |
2007-07-31-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_cc40d5c74e58c5f2b9d2824cd1f42b50
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_9e130625812b9590940fb4a18a03f175 |
| publicationDate |
2007-07-31-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
US-7250330-B2 |
| titleOfInvention |
Method of making an electronic package |
| abstract |
A method of making an electronic package is described, wherein a substrate is provided with a pattern of conductive pads and a portion of solder positioned on selected ones of the pattern of copper pads. The solder is then reflowed to form partial hemispherically shaped caps on the selected copper pads. The partial hemispherically shaped caps are then coated with a solder flux. A thin semiconductor chip with a pattern of conductive elements, corresponding to partial hemispherically shaped capped pads, is then positioned on the substrate so that the conductive elements of the thin semiconductor chip substantially line up with the partial hemispherically shaped capped pads of the substrate. The solder is then heated to reflow temperature and an electrical couple is formed between the thin semiconductor chip and the substrate. Since all the solder necessary to make the electrical couple is positioned on the substrate, it is possible to use a thin semiconductor chip in the electronic package avoiding the problem presented by the handling and processing steps associated with securing a bumped wafer substrate during the thinning process and in subsequent processes of making the thinned semiconductor chip from the bumped wafer, for example, the dicing step. |
| isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7781323-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9247651-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2010117171-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2010307797-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9222989-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2006214274-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2012067619-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8664946-B2 |
| priorityDate |
2002-10-29-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |