| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_3a62c92e56568bd104089aac22ca487b |
| classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/Y10S148-05 |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31053
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76229 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-76
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-762
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-3105 |
| filingDate |
1997-06-16-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| grantDate |
1999-11-09-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_73ea192e1c746f038f4f2763dab09af2
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_922e220d8b71b2f35158448031db1e70
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_cb4932aaf7142d82ee33eeda4cbdd1f6
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_804b153ecc5a2c80ed41b36602131833
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ffe450e88b76541355599b926e90d94c |
| publicationDate |
1999-11-09-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
US-5981357-A |
| titleOfInvention |
Semiconductor trench isolation with improved planarization methodology |
| abstract |
An isolation technique is provided for improving the overall planarity of filled isolation regions relative to adjacent silicon mesas. The isolation process results in a silicon mesa having enhanced mechanical and electrical properties. Planarity is performed by repeating the steps of filling isolation trenches, patterning large area isolation trenches, and refilling isolation trenches to present an upper surface having indents which can be readily removed by a chemical-mechanical polish. The silicon mesa upper surface is enhanced by utilizing a unique set of layers stacked upon the silicon substrate, and thereafter patterning the substrate to form raised silicon surfaces, or mesas, having the stacked layers thereon. The patterned, stacked layers include a unique combination of dissimilar compositions which, when removed, leave a silicon mesa upper surface which is recessed below the adjacent, filled trenches. The patterned stacked layers incorporate a polysilicon and/or oxide buffer which prevents deleterious migration of nitrogen from the overlying nitride layer to the underlying silicon mesa upper surface. |
| isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6238997-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6294423-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6353253-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6514673-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6566759-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6214696-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6265292-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6613649-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6232043-B1 |
| priorityDate |
1996-04-10-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |