http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5671434-A
Outgoing Links
Predicate | Object |
---|---|
assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_f27056f05de995323138745dfcd69155 |
classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F13-4221 |
classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-38 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-12 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09G5-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09G3-36 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-42 |
filingDate | 1995-06-07-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
grantDate | 1997-09-23-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_925c18c7d7f471abf2135b7643756b1f http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_e8fba2ff66861d173f42ad2584b53817 |
publicationDate | 1997-09-23-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
publicationNumber | US-5671434-A |
titleOfInvention | Microprocessor controlled apparatus |
abstract | A microprocessor controlled apparatus includes a microprocessor (2) with e.g. eight address lines (A, 0 ,A 1 . . . A 7 ) on which signals may be applied by the microprocessor for selectively addressing a peripheral device coupled thereto, and a data device such as a LCD module (1) having data lines to which data signals may be applied for transfer into the data device. Four of the data lines (D 0 ,D 1 ,D 2 ,D 3 ) are coupled to a sub-set of the microprocessor address lines (A 2 ,A 3 ,A 4 ,A 5 ) excluding the two address lines (A 0 ,A 1 ) associated with the least significant bits. The signals on the sub-set of address lines are thus applied as data signals to the data device. When data is to be transmitted to the data device the microprocessor (2) is caused to execute a sub-routine comprising instructions having addresses such that the signal appearing on the sub-set of address lines remains substantially stable over an extended period of time allowing data to be clocked into the device even when the write timing of the microprocessor is too fast for the device to accept data directly from the data output lines of the microprocessor. |
isCitedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2011040954-A1 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5936603-A http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6490443-B1 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7836286-B2 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2008201562-A1 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8145889-B2 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6031510-A http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8958846-B2 |
priorityDate | 1992-03-24-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Predicate | Subject |
---|---|
isDiscussedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID86122 http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID415781046 |
Total number of triples: 27.