| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_cceefacdcbabc92106fb8048d91a893d |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-268
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-28
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-3861 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-26
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-22
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-38
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-28 |
| filingDate |
1977-11-22-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| grantDate |
1979-07-10-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_3dde0e1b274d6eb34e6b953c16332925 |
| publicationDate |
1979-07-10-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
US-4161026-A |
| titleOfInvention |
Hardware controlled transfers to microprogram control apparatus and return via microinstruction restart codes |
| abstract |
A microprogrammed pipeline data processing unit includes a first control store, a second control store and a plurality of hardware sequence control circuits. The first control store includes a plurality of storage locations, each location for storing an address field and a control sequence field for each program instruction required to be executed by the processing unit. The second control store includes a plurality of groups of storage locations, each group storing microinstructions required for executing at least a portion of at least one program instruction. Each sequence includes at least one microinstruction which contains a restart field coded to specify the conditions under which the hardware sequence circuits continue instruction execution. For each program instruction which can not be executed by the plurality of hardware sequence circuits in a pipeline mode, the control sequence field is coded to include a predetermined bit pattern. When decoded, the hardware sequence circuits is conditioned to enter an escape state enabling control to be transferred to a sequence specified by the address field. Instruction execution proceeds under microprogram control while the hardware sequence circuits remain in the same state. Upon the decoding of a microinstruction containing a restart field, the hardware sequence circuits are switched from the escape state to a state which enables the continuing of hardware instruction execution in a pipeline mode. |
| isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-0402856-A2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-0402856-A3
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5333287-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5596760-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5459845-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5146569-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5239633-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-4385365-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6523133-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6438708-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-4409654-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-4766533-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9317298-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5404466-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-1084496-C
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8595688-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-106951374-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5193158-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-106951374-B
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-0684552-A4
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-4797817-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5664219-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-4707783-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-0684552-A1 |
| priorityDate |
1977-11-22-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |