| abstract |
An integrating ramp voltage type analog-to-digital converter apparatus is disclosed. An unknown analog voltage is integrated for a fixed time period. During subsequent, successive integration of reference voltages, pulses are gated into a partitioned counter, filling the higher order positions in that counter first. The counter then contains a digital representation analog the analog voltage. |