http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2021327890-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_b6caea61bfde8a45e01a8deabff80d97
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-10
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-11556
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-27
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-11582
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-27
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-5386
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-40117
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-40114
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B51-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4236
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-423
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-11582
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-11556
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-538
filingDate 2020-04-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_f6783d763a9672ca504f7eabd16f56f0
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_c02572981ba2bfb0272532e9bee3d429
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_b923f08d94bdbe402e83fbcea695b7c3
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_b93389fb44e0db9a4291ffdd1de29952
publicationDate 2021-10-21-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2021327890-A1
titleOfInvention Three-dimensional memory device including discrete charge storage elements and methods of forming the same
abstract An alternating stack of insulating layers and spacer material layers can be formed over a substrate. The spacer material layers may be formed as, or may be subsequently replaced with, electrically conductive layers. A memory opening can be formed through the alternating stack, and annular lateral recesses are formed at levels of the insulating layers. Metal portions are formed in the annular lateral recesses, and a semiconductor material layer is deposited over the metal portions. Metal-semiconductor alloy portions are formed by performing an anneal process, and are subsequently removed by performing a selective etch process. Remaining portions of the semiconductor material layer include a vertical stack of semiconductor material portions, which may be optionally converted, partly or fully, into silicon nitride material portions. The semiconductor material portions and/or the silicon nitride material portions can be employed as discrete charge storage elements.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11729987-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11647635-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11695073-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11710790-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11640974-B2
priorityDate 2020-04-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID3084099
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419583196
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID450964499
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID104727
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419522015
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID150906

Total number of triples: 39.