http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2020227132-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_9047b16961c0aee78d7de367969339b2
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C2029-5004
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C2029-4402
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C2029-2602
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-32
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-32
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-06
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-56012
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-073
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03M13-11
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-07
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-44
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G01R31-2879
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-24
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-26
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-26
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-38
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-52
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-006
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-50004
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G01R31-28
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C29-50
filingDate 2019-09-09-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_fb0fc5b2c9b40c9eba66cc0dcb21dfa1
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_92074344dab80b07b09dcc030ed2eedb
publicationDate 2020-07-16-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2020227132-A1
titleOfInvention Memory chip
abstract According to one embodiment, a memory chip includes a memory cell array and first circuitry. The first circuitry executes a first operation of reading data from a target area of the memory cell array, using a parameter. After the first operation, the first circuitry executes a second operation of changing a set value of the parameter to read the data.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11386972-B2
priorityDate 2019-01-10-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2008263262-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2017115904-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID450646340
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID176015

Total number of triples: 37.