http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2019286442-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_9047b16961c0aee78d7de367969339b2
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-27
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-0483
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B69-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-3004
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-115
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-26
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-3418
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-1048
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-04
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-5642
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F11-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C16-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-115
filingDate 2019-02-19-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_27ffb76de2603460541f66bc58ed7e96
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_d651745a1057226f97a4c7e5f6b96ccb
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_70a09384c4699de1a7be60a86c6822a9
publicationDate 2019-09-19-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2019286442-A1
titleOfInvention Memory system
abstract According to one embodiment, a memory system includes a first nonvolatile memory, and a controller. The controller executes, to the first memory, a program operation first and a first read operation next. The program operation is an operation including (i) acquiring a first temperature, (ii) storing the first temperature, and (iii) controlling the access circuit to set a threshold voltage of a memory cell transistor at a value corresponding to first data. The first read operation is an operation for (i) acquiring a second temperature, (ii) computing a difference between the second and the first temperature, (iii) acquiring a first determination voltage, (iv) correcting the first determination voltage according to the difference, and (v) controlling the first memory to acquire second data corresponding to the threshold voltage on the basis of a comparison between the threshold voltage of the memory cell transistor and the corrected first determination voltage.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10714194-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11416174-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-110806957-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10658065-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10566067-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2019147965-A1
priorityDate 2018-03-19-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID176015
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID450646340

Total number of triples: 36.