http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2018148326-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_36333273e27f0db23ddddbf80ba79ba7
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-1461
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C2203-0735
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C2203-0771
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-53295
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C1-00253
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-092
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76813
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-8238
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-82
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81C1-00246
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B7-007
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-7684
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/B81B7-02
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-532
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/B81C1-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/B81B7-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-82
filingDate 2017-09-27-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_341dc86485d4ab18e1eae605a79dd860
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2da6d3245e11e67c16205e4873c25006
publicationDate 2018-05-31-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2018148326-A1
titleOfInvention Method for integrating complementary metal-oxide-semiconductor (cmos) devices with microelectromechanical systems (mems) devices using a flat surface above a sacrificial layer
abstract An integrated circuit (IC) with an integrated microelectromechanical systems (MEMS) structure is provided. In some embodiments, the IC comprises a semiconductor substrate, a back-end-of-line (BEOL) interconnect structure, the integrated MEMS structure, and a cavity. The BEOL interconnect structure is over the semiconductor substrate, and comprises wiring layers stacked in a dielectric region. Further, an upper surface of the BEOL interconnect structure is planar or substantially planar. The integrated MEMS structure overlies and directly contacts the upper surface of the BEOL interconnect structure, and comprises an electrode layer. The cavity is under the upper surface of the BEOL interconnect structure, between the MEMS structure and the BEOL interconnect structure.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11491510-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2019027522-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10199424-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11305985-B2
priorityDate 2016-11-29-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID17358
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419527022
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419520722
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID83674

Total number of triples: 35.