http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2017170312-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_90abf0edd17ab0a899f77fba323967c8
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0878
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823418
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823892
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7835
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0886
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0882
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-1095
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-1083
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66659
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7823
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0922
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66681
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0865
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-762
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-1045
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-405
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-66
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-40
filingDate 2015-12-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_badeaa835beafb95ff5625372070c0f5
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_5fb02b77658fef3f4f75be00244ae6c3
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2fb945a48b30fc5fb29d748dfef67625
publicationDate 2017-06-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2017170312-A1
titleOfInvention High voltage dmos and the method for forming thereof
abstract A high voltage DMOS device using conventional silicon BCD (Bipolar CMOS DMOS) technology has a P-type buried layer and an N-type buried layer, a first epitaxial layer and a second epitaxial layer. The high voltage DMOS device is characterized in high breakdown voltage, good robustness and low Ron through controlling the thickness of the epitaxial layers, the dose and forming energy of the buried layers. In addition, the high voltage DMOS may further has a shallow drain region to further improve robustness.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-3712953-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10714594-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11349000-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11552183-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2019148517-A1
priorityDate 2015-12-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5461123
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559541

Total number of triples: 40.