http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2016240546-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_d2af4fa54541ffebbf8d9c243383df60
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31144
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-11529
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76224
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-42324
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-6656
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7881
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31111
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-41
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-11521
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B41-40
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-40114
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-6653
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-311
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-66
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-115
filingDate 2016-04-26-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_1f89b723329eca53417f50edf9b23994
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_32367ad45e7887670053fcbf70dc84f8
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_e865e7e62a0be3f4e706b98cc6c8ae17
publicationDate 2016-08-18-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2016240546-A1
titleOfInvention Non-Volatile Storage Element With Suspended Charge Storage Region
abstract Suspended charge storage regions are utilized for non-volatile storage to decrease parasitic interferences and increase charge retention in memory devices. Charge storage regions are suspended from an overlying intermediate dielectric material. The charge storage regions include an upper surface and a lower surface that extend in the row and column directions. The upper surface of the charge storage region is coupled to the overlying intermediate dielectric material. The lower surface faces the substrate surface and is separated from the substrate surface by a void. The charge storage region includes a first vertical sidewall and a second vertical sidewall that extend in the column direction and a third vertical sidewall and fourth vertical sidewall that extend in the row direction. The first, second, third, and fourth vertical sidewall are separated from neighboring features of the non-volatile memory by the void. The void may include a vacuum, air, gas, or a liquid.
priorityDate 2014-01-24-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2007048881-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2009059675-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID450646340
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID176015
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6327157
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID7561
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID414862254
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID426098968

Total number of triples: 36.