http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2016049360-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_e757fd4fedc4fe825bb81b1b466a0947
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2225-06541
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2225-06589
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-3011
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-15159
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-16
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-49827
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-0657
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-34
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-46
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-473
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-488
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76898
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-498
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-46
filingDate 2015-10-27-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_9b3b5a65620a58d77da6c7bc99861964
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_6ca057efe5ad5c8a5281a6d2e2641603
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_791cdec91646f6bc376643b27548d2ac
publicationDate 2016-02-18-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2016049360-A1
titleOfInvention Assembly including plural through wafer vias, method of cooling the assembly and method of fabricating the assembly
abstract An assembly includes a chip including an integrated circuit, a casing including an integrated circuit and including an upper portion formed on a side of the chip, a lower portion formed on another side of the chip, and a cooling inlet and a cooling outlet for transferring a coolant, provided in an upper surface of the casing, and forming outer sidewalls of the upper portion and inner sidewalls of the lower portion, plural through-wafer vias (TWVs) for electrically connecting the integrated circuit of the chip and the integrated circuit of the casing, and a card connected to the casing for electrically connecting the casing to a system board. The card includes an upper card connected to the upper portion of the casing, and a lower card connected to the lower portion of the casing.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9461017-B1
priorityDate 2007-10-31-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9252071-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7432592-B2
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559541
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5461123

Total number of triples: 30.