http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2015295570-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_6b822ee046eb6c45d1e3bd9ce9c1782e
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K3-356008
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-24
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-405
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C14-0063
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-412
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1225
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7869
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78696
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K17-005
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C19-184
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1207
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K19-0016
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-24
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-24
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K17-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K19-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-12
filingDate 2015-04-02-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_3658d963980ac56df4d6be5a7643d15d
publicationDate 2015-10-15-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-2015295570-A1
titleOfInvention Holding circuit, driving method of the holding circuit, and semiconductor device including the holding circuit
abstract A holding circuit includes first to third input terminals, an output terminal, first to third switches, a capacitor, and a node. The first to third switches control conduction between the node and the first input terminal, conduction between the node and the output terminal, and conduction between the second input terminal and the output terminal, respectively. First and second terminals of the capacitor are electrically connected to the node and the third input terminal, respectively. The first to third switches are each a transistor comprising an oxide semiconductor layer comprising a semiconductor region. Owing to the structure, a potential change of the node in an electrically floating state can be suppressed; thus, the holding circuit can retain its state for a long time. The holding circuit can be used as a memory circuit for backup of a sequential circuit, for example.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10453863-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10153301-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9704882-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9385713-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2017373092-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11374023-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10825836-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10177142-B2
priorityDate 2014-04-11-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID128361982
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID128454229
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID74971
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID80922

Total number of triples: 38.