Predicate |
Object |
assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_c943ee5f76f0b8cdffeb12667b59f37e |
classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-01082 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-16235 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-05042 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-05647 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-05624 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-14 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-01029 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-01014 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-01013 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-16195 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-15788 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-1461 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-014 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-01033 |
classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-78 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L24-06 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-3114 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-498 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-3192 |
classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-78 |
filingDate |
2013-08-02-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_4c862be450aebc93f20d8d9a38d115c1 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_60bce7e3ecb2f61b072ca98ccddf8c0d http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_286d9f41ed30a8b5066d2f541d095d26 |
publicationDate |
2013-11-28-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
publicationNumber |
US-2013316499-A1 |
titleOfInvention |
Chip package and fabrication method thereof |
abstract |
A chip package and a fabrication method thereof are provided according to an embodiment of the invention. The chip package includes a semiconductor substrate containing a chip and having a device area and a peripheral bonding pad area. A plurality of conductive pads is disposed at the peripheral bonding pad area and a passivation layer is formed over the semiconductor substrate to expose the conductive pads. An insulating protective layer is formed on the passivation layer at the device area. A packaging layer is disposed over the insulating protective layer to expose the conductive pads and the passivation layer at the peripheral bonding pad area. The method includes forming an insulating protective layer to cover a plurality of conductive pads during a cutting process and removing the insulating protective layer on the conductive pads through an opening of a packaging layer. |
isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-107994039-A http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9515007-B2 |
priorityDate |
2009-12-01-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
type |
http://data.epo.org/linked-data/def/patent/Publication |