http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2010164461-A1
Outgoing Links
Predicate | Object |
---|---|
assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_ed779ac7f8f3f9c41428458a0d1a541f http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_9c991b33c7462c8bd94d77c8ed1d7ddd http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_bde08900ee34e6e68e321631489f3a5c http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_b9d1b3ef150c578b064b75aaf7675c0b |
classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G05F3-242 |
classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G05F1-10 |
filingDate | 2008-07-16-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_9000e67545cbad2fd4932bc11cb2b2c2 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_314bec63dfc3ebdebf0acf76e050a591 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_9b43964fe0c411c5161e36b22cc05808 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_fedb73432a542107446422f6c9138528 |
publicationDate | 2010-07-01-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
publicationNumber | US-2010164461-A1 |
titleOfInvention | Reference voltage generation circuit |
abstract | An object of the present invention is to generate a reference voltage that is stable in relation to manufacturing process variations, by matching the operating regions of the MOSFETs contributing to generation of the reference voltage. The reference voltage generation circuit 1 includes: a current mirror unit 2 that generates a current I P at current output terminals P C1 to P C5 ; a MOSFET 6 b having a drain terminal connected to the current output terminal P C2 side, a source terminal connected to ground side, and a gate terminal connected to a reference voltage output terminal P OUT ; a combined voltage generating unit 8 having two MOSFET pairs in which currents are generated at drain terminals from the current output terminals P C3 to P C5 , source terminals are mutually connected, and a combined voltage with a positive temperature coefficient is generated; and a MOSFET 9 in which current is generated at a drain terminal from the current mirror unit 2 , a gate terminal is connected to the input of the combined voltage generating unit 8 , a source terminal is connected to the ground side, and a voltage with a negative temperature coefficient is generated. |
isCitedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2012025801-A1 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8614570-B2 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-108594924-A |
priorityDate | 2007-07-23-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 23.