| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_59c8209143b82270197d8a511685ff31 |
| classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C2029-1802
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-401 |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C29-18
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C8-06 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C8-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C11-401
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G01R31-319
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C11-407
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C29-18
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C8-06
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C29-56
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G01R31-28
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C29-12 |
| filingDate |
2006-10-23-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_199c421cf6c52bdb4371573adccaf9dd |
| publicationDate |
2007-03-15-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
US-2007058476-A1 |
| titleOfInvention |
Semiconductor memory device |
| abstract |
A semiconductor memory device has a command decoder responsive to a plurality of commands to set the semiconductor memory device to a normal mode, for generating control signals corresponding to the commands, respectively, and a row address prelatch circuit for holding a row address except for a bank address input together with a precharge command, and outputting the row address to a row address latch circuit, when the semiconductor memory device is in a test mode. The row address latch circuit holds the row address output from the row address prelatch circuit in synchronism with a control signal which is generated when an active command is input. The column address latch circuit holds the column address which has already been input when the active command is input, in synchronism with a control signal which is generated when either a read command or a write command is input. |
| isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2010134504-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2009059943-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8797256-B2 |
| priorityDate |
2002-05-29-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |