abstract |
Methods of backside planarization processes have been developed to gain a high resolution backside process lithography and to make possible the development of dual faced MMICs and circuits. Two different processes have been employed to planarize via structures of various depths, one including epoxy-fill via structures with depths of 10 mils and the other solid-metal via structures with depths of 3.5 mils. Application of a wafer fabricated using methods of the present invention has been demonstrated in a monolithic circuit, where bias control to the frontside of the wafer was established by solder bumps on the planarized backside surface of a wafer including epoxy-filled via structures. |