http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10664433-B2
Outgoing Links
Predicate | Object |
---|---|
assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_51d028c578ae85cb937b5b34a5129fbc |
classificationCPCAdditional | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04L63-1408 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04L2212-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F21-82 |
classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F13-4234 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F13-4282 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04L63-0245 |
classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-42 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F21-82 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H04L29-06 |
filingDate | 2016-06-30-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
grantDate | 2020-05-26-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_a9cfae499b8a0b2b70c5ca037749f83a http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_046ea0ca2f25c25370dc518150f88944 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_b51e0c457e01d5bf05b9aa606ad680a7 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_7161f8736c5f18eabdf9a40341579bd7 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_50dc659359f53dc0d1c0b65c0fca12d9 |
publicationDate | 2020-05-26-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
publicationNumber | US-10664433-B2 |
titleOfInvention | Innovative high speed serial controller testing |
abstract | In accordance with disclosed embodiments, there are provided systems, methods, and apparatuses for implementing SoC coverage through virtual devices in PCIe and DMI controllers. According to one embodiment there is a functional semiconductor device, having therein a serial Input/Output interface (serial IO interface); a device fabric to carry transactions between a plurality of components of the functional semiconductor device; virtualized device logic embedded within the serial IO interface; a transaction originator to originate a shuttle transaction and to issue the shuttle transaction onto the device fabric directed toward the serial IO interface; in which the shuttle transaction includes a shuttle header and a shuttle payload having embedded therein one or more passenger transactions for issuance onto the device fabric; in which the virtualized device logic is to receive the shuttle transaction at the serial IO interface via the device fabric; in which the virtualized device logic is to strip the shuttle header from the shuttle transaction to expose the one or more passenger transactions; and in which the virtualized device logic is to issue the one or more passenger transactions onto the device fabric. Other related embodiments are disclosed. |
isCitedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10884956-B2 |
priorityDate | 2016-06-30-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 35.