http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10340272-B2

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_88fc7f9eb617072238851d46591a0c76
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66545
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-82345
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-092
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823828
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823857
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823842
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31144
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823821
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0924
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-517
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4966
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8238
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-311
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-51
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-092
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8234
filingDate 2018-04-08-04:00^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2019-07-02-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_647b374219e9ff312de41a213946f024
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_4f958d25cf9931c2022598156a5b8d3d
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_510d67c1526ee2b67e32208595b728a1
publicationDate 2019-07-02-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-10340272-B2
titleOfInvention Manufacturing method of semiconductor device
abstract A manufacturing method of a semiconductor device includes the following steps. A barrier layer is formed in a first region and a second region of a semiconductor substrate. The barrier layer formed in the first region is thinned before a step of forming a first work function layer on the barrier layer. The first work function layer formed on the first region is then removed. The process of thinning the barrier layer in the first region and the process of removing the first work function layer in the first region are performed separately for ensuring the coverage of the first work function layer in the second region. The electrical performance of the semiconductor device and the uniformity of the electrical performance of the semiconductor device may be improved accordingly.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2019131185-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11114347-B2
priorityDate 2016-11-17-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9384962-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2012244669-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8435878-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8853069-B2
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419579069
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID449693299
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID159433
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID452908191
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID158731258

Total number of triples: 41.