http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10211096-B1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_0e433c1625fc509a087c912b440da84b
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-32136
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-53266
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-28556
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76885
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76847
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-53223
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-00
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-285
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-532
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-768
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-3213
filingDate 2018-03-22-04:00^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2019-02-19-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_8638eb4a3cfd3c3f7e5dfddfae023231
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_42497171e53bf9665f1c9f80732092d0
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2e3d7b735dce58d4ef8b161f1203165a
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_dcaca68d6d4c53b6ea35d30f71271fc6
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_bcb9301601fd66d2388d3e4bc6267c35
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_257f7601001f64c09823913d39577e01
publicationDate 2019-02-19-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-10211096-B1
titleOfInvention Semiconductor product and fabrication process
abstract Disclosed examples provide processes for fabricating a semiconductor product and for forming a patterned stack with an aluminum layer and a tungsten layer, including forming a first dielectric layer on a gate structure and on first and second regions of a substrate, forming a diffusion barrier layer on the first dielectric layer, forming a tungsten layer on the diffusion barrier layer, forming an aluminum layer on the tungsten layer, forming a hard mask on the aluminum layer, forming a patterned resist mask which covers the hard mask above the first region and exposes the hard mask layer above the second region, dry etching the hard mask and the aluminum layer above the second region using the patterned resist mask layer, removing the resist mask, and dry etching the tungsten layer using the hard mask layer to expose the first dielectric layer above the second region.
priorityDate 2017-11-22-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-107221495-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-101355048-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2002056837-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/gene/GID7273
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23964
http://rdf.ncbi.nlm.nih.gov/pubchem/gene/GID7276
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID425762086
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5359268
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419491804
http://rdf.ncbi.nlm.nih.gov/pubchem/gene/GID22138
http://rdf.ncbi.nlm.nih.gov/pubchem/gene/GID317731
http://rdf.ncbi.nlm.nih.gov/pubchem/gene/GID84015

Total number of triples: 38.