http://rdf.ncbi.nlm.nih.gov/pubchem/patent/TW-I741027-B
Outgoing Links
Predicate | Object |
---|---|
assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_f56b5174f7d196258707ccf1d609796e |
classificationCPCAdditional | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00286 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00019 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F2213-0026 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04L2025-0349 |
classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04L25-03885 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K5-22 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04L25-03057 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F1-04 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K5-01 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F13-4221 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F13-4068 |
classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H04B3-04 |
filingDate | 2017-09-12-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
grantDate | 2021-10-01-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_d4bed57724a326becde856be0d8a9b9d |
publicationDate | 2021-10-01-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
publicationNumber | TW-I741027-B |
titleOfInvention | Semiconductor device |
abstract | The present invention provides a semiconductor device capable of properly performing equalization even when the transfer rate of serial data is changed. A semiconductor device includes: an addition circuit of adding input data and feedback data and outputting addition data; a first sampling circuit of sampling the addition data from the addition circuit and outputting sampling data; a multiplication circuit of multiplying the sampling data from the first sampling circuit by a tap coefficient to generate the feedback data; a tap coefficient determination circuit determining the tap coefficient on the basis of the sampling data from the first sampling circuit; and a calibration circuit of adjusting a delay time since the first sampling circuit outputs the sampling data until the addition data corresponding to the output sampling data is supplied to the first sampling circuit. |
priorityDate | 2016-09-16-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Predicate | Subject |
---|---|
isDiscussedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419487887 http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID8987 |
Total number of triples: 24.