http://rdf.ncbi.nlm.nih.gov/pubchem/patent/TW-201820469-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_4a96aad51cbb88180cd7f5e24c4f4c67
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-3065
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66613
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66734
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76877
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31144
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66727
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4236
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-28035
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-41766
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0847
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7813
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-26513
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4916
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-1095
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76897
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-3081
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66477
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-73
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-31
filingDate 2017-09-05-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_819f7b22e9573bef431655bbd74430ac
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2747934266ecb818fc5f02cc36fbd167
publicationDate 2018-06-01-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber TW-201820469-A
titleOfInvention Composite shield self-aligned trench MOSFET and preparation method thereof
abstract The invention discloses a method for preparing a trench MOSFET device, which is included in a semiconductor substrate, and a mask is used to simultaneously prepare a narrow trench and a wide trench, so as to define the narrow trench and the wide trench. An insulating layer with a first portion that fills the narrow trench and a second portion that partially fills the wide trench. The second portion is completely removed from the wide trench, and the narrow trench filled with the first part is retained to prepare a gate. Electrode, a body region is prepared on the top of the semiconductor substrate, an insulation region is prepared in a part of the body region, a first portion of the nitride is removed from the narrow trench, and a second conductive material in the narrow trench is filled to prepare a Touch the plug.
priorityDate 2016-09-30-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5359268
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID425762086
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23964
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559477
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559362
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419491804
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23963
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419579069
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID93091

Total number of triples: 39.