| abstract |
The semiconductor device enters an initialization operation, delays a read signal to generate a latch control signal, receives a feedback signal, and adjusts a delay amount for delaying the read signal. And an address latch circuit for generating the feedback signal by sensing the logic level of the transfer address. |