| abstract |
The quantum well transistor has a germanium quantum well channel region. The silicon containing etch stop layer provides easy placement of the gate dielectric close to the channel. The III-V barrier layer adds strain to the channel. Graded silicon germanium layers above and below the channel region improve performance. Many gate dielectric materials enable the use of high-k gate dielectrics. |