http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-20060041983-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_4edd4e526605dbd18b513b4b30d19ab2
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61N2005-066
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61H2201-0149
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-02372
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61H2203-0431
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61H2201-50
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-05548
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61H23-02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76898
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61H9-0078
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61H33-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61F7-007
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A47C7-748
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A61N5-0625
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-768
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-60
filingDate 2005-02-16-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_7c122002d3670e904892676b00b9207d
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_6dcd1dd1a871c5eae2330c8a58fb3f56
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_5f92459190d44d2b0e8abc33df72b0bd
publicationDate 2006-05-12-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber KR-20060041983-A
titleOfInvention Manufacturing Method of Semiconductor Device
abstract An object of the present invention is to provide an etching method that suppresses the deterioration of the shape of an opening without excessively lowering the productivity. To this end, in the present invention, the step of adhering the support plate 5 to the surface of the semiconductor substrate 1 to cover the pad electrode 3 formed on the semiconductor substrate 1 via the silicon oxide film 2, Forming a via hole 9 to reach the surface of the pad electrode 3 from the back surface of the semiconductor substrate 1, wherein the semiconductor substrate 1 includes at least SF 6 and O 2 . Forming a first opening 7 to a position where the silicon oxide film 2 is not exposed by using an etching gas, and etching comprising at least C 4 F 8 and SF 6 with respect to the semiconductor substrate 1. And forming a second opening 8 to a position where the silicon oxide film 2 is exposed by using a gas.n n n n Semiconductor substrate, silicon oxide film, pad electrode, opening, via hole
priorityDate 2004-02-17-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID457707758
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID24261

Total number of triples: 28.