http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-20040006179-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_c16d2144a81bfa32a665dca1e93c3d37
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-136227
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-136
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-124
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-13458
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1255
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1288
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-136213
classificationIPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-13
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-84
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09F9-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-12
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L51-50
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-786
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-1362
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-136
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09F9-35
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-77
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-1368
filingDate 2002-07-11-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ecd134a5c5f77e07f94f1a49e5c4f694
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_f7e646dc027171c3dce1d48bb2f52f4c
publicationDate 2004-01-24-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber KR-20040006179-A
titleOfInvention A thin film transistor array panel
abstract A storage electrode wiring formed on the insulating substrate and including the storage electrode line and the storage electrode and not including two or more protruding branches without a connection path, the gate wiring formed on the insulating substrate, the gate wiring and the storage electrode wiring; A thin film transistor substrate including a gate insulating film, a semiconductor layer formed on the gate insulating film, a data wiring formed on the semiconductor layer, a protective film formed on the data wiring, and a pixel electrode formed on the protective film is prepared. In this way, water stains and horizontal streaks can be removed.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-101112538-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8089072-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/TW-I404213-B
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8363190-B2
priorityDate 2002-07-11-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID180504
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID453983605

Total number of triples: 34.