http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-102219290-B1

Outgoing Links

Predicate Object
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-40
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-35
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10B43-27
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-12
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-1057
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-5621
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-1084
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-106
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-1087
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-5671
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-0483
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-065
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-24
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-30
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C16-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C16-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C16-24
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C7-06
filingDate 2017-03-22-04:00^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2021-02-23-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationDate 2021-02-23-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber KR-102219290-B1
titleOfInvention Nonvolatile Memory Device
abstract A nonvolatile memory device according to an embodiment of the present disclosure includes a memory cell array and a page buffer circuit connected to the memory cell array through a plurality of bit lines, and the page buffer circuit includes a plurality of page buffers, and Each of the page buffers of the plurality of bit lines through a bit line selection circuit connected to some of the bit lines, through a bit line selection circuit, through a bit line shutoff circuit connected to some of the bit lines, and a data line. A plurality of bit line selection circuits, a plurality of bit line shutoff circuits, and a plurality of latch circuits included in at least some page buffers among the plurality of page buffers, including a latch circuit for inputting and outputting data, include the memory It may be sequentially disposed on the main surface of the substrate in a direction away from the cell array.
priorityDate 2017-03-22-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/gene/GID149840
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID453034310
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID516892

Total number of triples: 30.