| abstract |
Metal redistribution layers (RDLs) are integrated with TSVs and a 3D interconnect structure and manufacturing method using a “plating through resist” type process flow is described. A silicon nitride or silicon carbide passivation layer may be provided between the thinner wafer backside and the RDLs to provide an airtight barrier and abrasive stop layer during this process flow. |