http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-101635267-B1

Outgoing Links

Predicate Object
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7833
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823814
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0847
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-6659
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66628
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-28518
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76855
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823412
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823425
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823418
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7834
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-02532
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-94
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-665
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-41758
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66545
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76843
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66636
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-41766
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7848
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-94
filingDate 2014-07-14-04:00^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2016-06-30-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationDate 2016-06-30-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber KR-101635267-B1
titleOfInvention Mos devices with non-uniform p-type impurity profile
abstract The integrated circuit structure includes a semiconductor substrate, a gate stack over the semiconductor substrate, and an opening extending into the semiconductor substrate, the opening adjacent the gate stack. The silicon germanium region is disposed within the opening and the silicon germanium region has a first p-type impurity concentration. A substantially germanium-free silicon cap is placed over the silicon germanium region. The silicon cap has a second p-type impurity concentration higher than the first p-type impurity concentration.
priorityDate 2013-07-16-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2006138398-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-5168287-B2
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419518429
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5461123
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559541
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419523132
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID61330
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6326954
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419578708

Total number of triples: 41.