http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-S62183220-A
Outgoing Links
Predicate | Object |
---|---|
assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_97db7a27830a96e2dac4aee8029f041a |
classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03L7-18 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03L7-187 |
filingDate | 1986-02-07-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ae29f4e93f77f01df451b3803bd2f4df |
publicationDate | 1987-08-11-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
publicationNumber | JP-S62183220-A |
titleOfInvention | Pll circuit |
abstract | PURPOSE: To decrease the switching time by storing an error voltage at the preceding state during the switching time and giving the said voltage to the titled circuit for a prescribed time. n CONSTITUTION: An error voltage from a loop filter 11 is detected, converted by an analog-digital converter (A-D CONV) 16, and a storage element 17 (MEMO) converts respective voltages at transmitting/receiving states into digital values and stores the result. When the state is switched again into the transmitting or the receiving state, a digital-analog converter gives a voltage corresponding to the voltage stored preceding to the loop filter this time so as to control the oscillated frequency of voltage controlled oscillators 1, 2 very close to the control frequency. Thus, the time required for the locking is shortened. n COPYRIGHT: (C)1987,JPO&Japio |
priorityDate | 1986-02-07-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Predicate | Subject |
---|---|
isDiscussedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID413832638 http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID17318 |
Total number of triples: 13.