http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2000515270-A

Outgoing Links

Predicate Object
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F2212-451
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-449
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-30021
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-30174
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-345
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-3822
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F15-7846
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-30134
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-44589
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-30189
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F12-1441
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F12-0875
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F9-45504
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-345
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F15-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-42
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-40
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F12-08
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-318
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-38
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F12-14
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-455
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F9-445
filingDate 1997-01-23-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationDate 2000-11-14-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber JP-2000515270-A
titleOfInvention Dual instruction set processor for execution of instruction sets received from network or local memory
abstract (57) [Summary] A dual instruction set processor can decode and execute both a code received from a network and other codes supplied from a local memory. Thus, the dual instruction set processor can execute two different types of instructions from two different code sources and achieve maximum efficiency. A computer system with the aforementioned dual instruction set processor, local memory, and a communication interface device for connection to a network, such as the Internet or an intranet, such as a modem, executes Java code from the network, Or may be optimized for execution of non-JAVA code that has been retrieved from the network but is trusted or authorized but has been retrieved from the network.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7162611-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2004511041-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-4833499-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2011515750-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2013546100-A
priorityDate 1996-01-24-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID161104
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID453095146

Total number of triples: 39.