abstract |
(57) [Problem] To provide a digital data division circuit excellent in power consumption, stability, and reliability. SOLUTION: In a digital data dividing circuit for converting serially inputted digital data into parallel digital data and outputting the same, a clock signal having a frequency equal to or less than 1/2 of the frequency of the inputted digital data is used. |