http://rdf.ncbi.nlm.nih.gov/pubchem/patent/GB-2373595-A
Outgoing Links
| Predicate | Object |
|---|---|
| assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_927416a092ae136475188e03ce94166f |
| classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F30-30 |
| classificationIPCAdditional | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-40 |
| classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-38 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F17-50 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F13-14 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F1-24 |
| filingDate | 2001-03-15-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_cdb41e1a24052333b5f55ecd61caad41 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_4515b22308482c3125446fdf7bd166e4 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_7f227f7ff564f858cf182c961be30ffc |
| publicationDate | 2002-09-25-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber | GB-2373595-A |
| titleOfInvention | Interface between a microprocessor and user-defined macro-cells |
| abstract | An interface between a microprocessor uP or a local bus LB and a user-defined macro-cell is provided by two distributed modules, DMI MAIN and DMI PERIPHERAL. The DMI MAIN module is connected to the microprocessor bus or local bus at one side, and to an internal bus (labelled as COMMON BUS) at the other side. Each macro-cell is connected via point-to-point buses to a DMI PERIPHERAL module to transfer signals to and from the macro-cell. Each DMI PERIPHERAL module contains a set of peripheral resources such as registers and memories, including FIFO type memories. The DMI PERIPHERAL module is controlled by the DMI MAIN module for the execution of read/write commands from the microprocessor uP. The DMI PERIPHERAL modules are easily configurable to the specific needs of each macro-cell, thus making the interface adaptable. A protocol for operating such an interface is also disclosed. The interface may find particular use in ASIC (application specific integrated circuit) or FPGA (field programmable gate array) applications. |
| isCitedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/patent/FR-2849228-A1 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9037673-B2 http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7185125-B2 |
| priorityDate | 2001-03-15-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 68.