http://rdf.ncbi.nlm.nih.gov/pubchem/patent/GB-2101778-A
Outgoing Links
| Predicate | Object |
|---|---|
| assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_12a5fa0b2010a795be2ba1cb12a5619e |
| classificationCPCAdditional | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F3-0682 |
| classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F3-0601 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03M11-20 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F1-24 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G09G5-222 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G09G5-227 |
| classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09G5-22 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F1-24 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F3-06 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03M11-20 |
| filingDate | 1979-07-20-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_440cafaeeca2db7f8b3a0e2f41fc94fc |
| publicationDate | 1983-01-19-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber | GB-2101778-A |
| titleOfInvention | Computer |
| abstract | The computer system of this invention has, as the heart of the system, a simple processing unit for providing most data processing by the computer system under control of a read-only memory which contains only instructions and other data for the CPU. The system also includes a random access memory, a keyboard, a video terminal, and a port device in the form of a tape recorder/player. A master clock initiates timing used throughout the system. A multi-line data bus interconnects the CPU and the different memories of the system including the keyboard and the video RAM. Bi-directional communication is possible on the data bus. The addressing of these different memories is by way of an address bus from the CPU, which is a uni-directional bus. Data to be operated upon is basically stored in the random access memory. The keyboard is used for inputting data to the CPU and the video terminal is used for displaying data. Features of the present invention include a special reset scheme for the CPU, a multiplexing scheme for addressing the RAM, a technique simply altering the control to provide capabilities of different capacity memories, alternate display of characters to provide, for example, either a 32-character line or a 64-character line, an improved keyboard selection scheme, and improved video processing means. A cassette recorder 40 may be controlled by the CPU 10, the latter supplying a predetermined address and input/output mode signals to a port device. <IMAGE> |
| isCitedBy | http://rdf.ncbi.nlm.nih.gov/pubchem/patent/GB-2137382-A |
| priorityDate | 1978-07-21-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 32.