http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-1866816-A1
Outgoing Links
| Predicate | Object |
|---|---|
| assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_8fc0668fd5cbfe23cea7d9bdd5de932a |
| classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G16B20-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/A01K67-02 |
| classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/A01K67-02 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K19-173 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06N5-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F19-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F17-30 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G16B20-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-00 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06K9-62 |
| filingDate | 2006-03-10-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ab9dd56e9e5c077e345eac02de2b2d69 http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_265d561b4cb76f53ac0acff8ee3c9d05 |
| publicationDate | 2007-12-19-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber | EP-1866816-A1 |
| titleOfInvention | Processing pedigree data |
| abstract | A device, namely, one of a Field Programmable Gate Array (FPGA) device and an Application Specific Integrated Circuit (ASIC) is described. The FPGA or ASIC is configured to represent one or more pedigree data structures, each structure comprising at least two generations. The device comprises a plurality of logic cells arranged such that one or more of the logic cells model a module of the pedigree data structure, where each module of the pedigree data structure is representative of an individual in a pedigree, input circuitry to receive pedigree data and output circuitry to output processed data; and electrical connections between the logic cells and the input and output circuitry. The arrangement of the logic cells and electrical connections enable parallel processing on a loaded pedigree data structure such that the transmission of pedigree data through at least a subset of the, or each, pedigree data structure occurs in each sampling cycle. A method and data structure are further disclosed. |
| priorityDate | 2005-03-11-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Total number of triples: 25.