| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_e08fd85d97265d6c31ab40f372843d81 |
| classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F2207-3884
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F2207-382 |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F7-4812
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F7-5338
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F7-4876 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-487
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-52
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-527
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-533
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-53
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F17-16
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F7-48 |
| filingDate |
1990-01-25-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_8ed53cf58909470bff386baf49d1c0d8
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_4dc4fa8f70c693ee7a8a76f9103d5b9d |
| publicationDate |
1990-08-01-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
EP-0380100-A2 |
| titleOfInvention |
Multiplier |
| abstract |
A multiplier (14) which processes 32 bit operands to provide two 16 bit by 16 bit fixed point products or one 32 bit floating point product during each clock pulse. Two 16 bit by 16 bit fixed point products or one 32 bit floating point product are initiated on every clock pulse and results of the multiplication process are available after a fixed pipeline delay on a continuous basis. The fixed and floating point pipeline operations may also be interleaved. The 32 bit input operands are selected from three external sources or from the last output product. A modified Booth algorithm is implemented employing dual parallel processing paths (370, 372) which are employed to separately produce the 16 bit by 16 bit fixed point products or are combined to produce the 32 bit floating point product. Exponent computations are performed in parallel in the floating point computational mode. |
| isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6341300-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-0678806-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8683182-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/NL-9400607-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-0045251-A2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8769248-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-0045251-A3 |
| priorityDate |
1989-01-27-04:00^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |