http://rdf.ncbi.nlm.nih.gov/pubchem/patent/DE-102015105679-B4

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_36f8253f3d0d59bcd9259217d4385d10
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4175
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0634
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7813
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-26586
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-41766
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7825
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7824
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66696
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0649
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66704
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4236
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66719
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0696
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66734
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-45
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-1008
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-336
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-78
filingDate 2015-04-14-04:00^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2017-11-30-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_39fdaba8826e38a4bd75e15831007bce
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_78e39ab23412da5e8687cd7d49b61423
publicationDate 2017-11-30-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber DE-102015105679-B4
titleOfInvention SEMICONDUCTOR DEVICE, INTEGRATED CIRCUIT AND METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE
abstract A semiconductor device (1) comprising a transistor (10) in a semiconductor body (100) having a first major surface (110) and a second major surface (120), the first major surface (110) being opposite the second major surface (120), and the transistor (10) comprises: a source region (201) on the first major surface (110) and extending to the second major surface (120), a drain region (205), a body area (220), a drift zone (260), a gate electrode (210) on the body region (220), wherein the body region (200) and the drift region (260) are arranged along a first direction between the source region (201) and the drain region (205), the first direction parallel to the first one Main surface (110) and the gate electrode (210) is arranged in trenches extending in the first direction, and an insulating layer (280) adjacent the second main surface (120) of the semiconductor body (100).
priorityDate 2015-04-14-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6337007
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID426099678

Total number of triples: 33.