http://rdf.ncbi.nlm.nih.gov/pubchem/patent/DE-102012217336-A1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_e757fd4fedc4fe825bb81b1b466a0947
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823437
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-823481
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-088
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1203
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76886
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-84
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-4908
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76879
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66772
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76283
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-84
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-283
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-336
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-76
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-49
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8234
filingDate 2012-09-25-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_feb889310fc8aa003aa7df1b0e6b2b06
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2ec78a14eab3369c9ff723378e660b24
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_865146702f379e8a959cee101dce39ed
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_02f754306f5efac5c92b99e50c17898f
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_e5db80227625d1728335e7fb87ddcc4e
publicationDate 2013-06-27-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber DE-102012217336-A1
titleOfInvention A method of replacing silicon with metal in the manufacture of integrated circuit chips
abstract A method of replacing metal with semiconductor material, replacement metal gate field effect transistors (RMGFETs) and spare metal contacts (RMCs) and integrated circuit chips (ICs) comprising the FETs and / or RMCs. A patterned semiconductor layer, e.g. Silicon, is deposited on a dielectric layer, e.g. a layered gate dielectric. A field dielectric layer fills the space between shapes in the patterned semiconductor layer. Metal is applied to the molds. The wafer is annealed to replace semiconductors in any shape with metal to form metal FET gate regions or metal contacts.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11443095-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11675953-B2
priorityDate 2011-12-05-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5994218-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2008124908-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/JP-2004172179-A
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5461123
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5359268
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419491804
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559541

Total number of triples: 38.