http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-115036310-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_ca46be4e68fa1f5a8b2ef4ab654c490a
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-7783
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-8252
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-092
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-092
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-778
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-8252
filingDate 2022-06-22-04:00^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_b7afb9019c3f525ee8f03e3c2a028d33
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_1ff1023cbbffe771e3405b1aced6c52d
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2686269c49788bcad3f7199ccf558742
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_98bb20f650fc14bd2cf7a454b0dc9123
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_55c96a6fcf6bb22ee5abe315b85ccbd4
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_95485735240f386c5d909f5aa82a581a
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_1632bc46986198c457983ee203543f02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_e8560163f4290c70f4a039a820d3bdda
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ba7e2d4dbbe7fd47732292693063fb87
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_2034a6e9314b9589b1e87a9aa026cf3f
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_918ff861b35b39009a3cae8008593858
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_27a833d472a92e04fb530b03c350eb92
publicationDate 2022-09-09-04:00^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber CN-115036310-A
titleOfInvention CMOS device based on GaN/YAlN/GaN heterojunction and its manufacturing method
abstract The invention discloses a CMOS device based on a GaN/YAlN/GaN heterojunction and a manufacturing method thereof, which mainly solves the problems of low carrier concentration and mobility of the existing GaN-based CMOS. It includes from bottom to top: substrate, buffer layer, GaN n-type channel layer, YAlN barrier layer, GaN p-type channel layer, p-GaN layer, insulating gate dielectric layer, and there is a depth to the n-type channel in the middle. The isolation trench in the middle of the channel layer; the p-GaN layer on the right side of the isolation trench is provided with a right gate electrode, and the YAlN barrier layer is provided with right source and drain electrodes at both ends to form an n-type field effect transistor; the left side of the isolation trench is provided with a right gate electrode. A left gate electrode is arranged on the insulating gate dielectric layer, and left source and drain electrodes are arranged at both ends of the p-GaN layer to form a p-type field effect transistor, and the two field effect transistors are interconnected. The invention can improve the carrier concentration and mobility of the CMOS device, improve the operating frequency and output power of the device, and can be used in a full GaN power system.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-116364819-A
priorityDate 2022-06-22-04:00^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419556970
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419535645
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID947
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID458437476
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID23993
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419550829
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419491804
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5359268
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID43672
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID222

Total number of triples: 37.